Serial No: 10/614,054

## IN THE CLAIMS:

The text of all pending claims (including withdrawn claims) is set forth below. Cancelled and not entered claims are indicated with claim number and status only. The claims as listed below show added text with <u>underlining</u> and deleted text with <u>strikethrough</u>. The status of each claim is indicated with one of (original), (currently amended), (cancelled), (withdrawn), (new), (previously presented), or (not entered).

Please CANCEL claims 10 and 14 without prejudice or disclaimer, and AMEND claims 9, 11, 13, 15, 16, and 23 in accordance with the following:

1-8. (cancelled)

9. (currently amended) A MPEG video decoder comprising:

a picture decoding section for starting to decode a MPEG bit-stream in response to a decoding start command;

a decoding frame buffer for storing picture data decoded by said picture decoding section;

a display control section for analyzing parameters of the picture data for each picture, said picture data being decoded by said picture decoding section, and controlling a transfer of said picture data from said decoding frame buffer to a display unit in accordance with an analysis result of said parameters; and

a decoding control section for outputting said decoding start command based on the parameters of said picture data;

wherein said display control section determines the number of display fields of each of said pictures based on said parameters for each picture, and allowing said pictures to be displayed on said display unit for a predetermined period of time equivalent to said number of display fields; and

said display control section includes four shift registers of a re-order register for storing a parameter of either an I picture or a P picture and a bank address thereof, a current register for storing a parameter of a picture and a bank address thereof, the picture being subsequently displayed, a field delay register for delaying the parameter and the bank address shifted from said current register by one field time, and a display register for storing a parameter of a picture and a bank address thereof, which is being displayed.

10. (cancelled)

- 11. (currently amended) The MPEG video decoder according to claim <u>9</u>10, wherein the parameters of said picture data include a peculiar play back flag.
- 12 (previously presented) The MPEG video decoder according to claim 11, wherein said peculiar play back flag is a repeat first field flag or a slow play back command flag.
- 13. (currently amended) The MPEG video decoder according to claim <u>9</u>10, wherein said display control section stores a table showing a relation between the parameters of said picture data and said number of display fields.

## 14. (cancelled)

- 15. (currently amended) The MPEG video decoder according to claim <u>9</u>14, wherein said re-order register and said current register use said decoding start command as a shift pulse, and said field delay register and said display register use a vertical synchronous signal as a shift pulse.
- 16. (currently amended) The MPEG video decoder according to claim <u>9</u>14, said MEG video decoder further comprising:

a status register for indicating states of said re-order register, said current register, said field delay register and said display register.

- 17. (previously presented) The MPEG video decoder according to claim 16, wherein said decoding control section refers to a state of said status register, and issues said decoding start command when data is not existed in either said re-order register or said current register.
- 18. (previously presented) The MPEG video decoder according to claim 17, wherein said decoding control section refers to said status register at a timing in synchronization with a vertical synchronous signal.
- 19. (previously presented) The MPEG video decoder according to claim 16, wherein said display control section refers to a state of said status register, and determines said number of display fields from the parameter when the parameter and the bank address are stored in said display register.

20. (previously presented) The MPEG video decoder according to claim 19, wherein said display control- section refers to said status register at a timing in synchronization with a vertical synchronous signal.

21-22. (Cancelled)

23. (currently amended) A MPEG video decoding method comprising the steps of: starting to decode a MPEG bit-stream in response to a decoding start command outputted from a decoding control section;

storing decoded picture data in a decoding frame buffer;

storing parameters of said decoded picture data in a display control section;

determining the number of display fields for each picture from said parameters by said display control section; and

displaying each of said pictures on a display unit for a period of time equivalent to the number of display fields,

wherein said parameters of said picture data include a plurality of peculiar play back flags, said display control section determines the number of display fields in accordance with a combination of states by using a table showing a relation between each state of said plurality of peculiar play back flags and the number of the display fields.